收藏本站
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Clock Specification
Clock Specification
The specified clock jitter is a random jitter with Gaussian distribution. Input clocks vio-
lating minimum or maximum values may result in device malfunction.
Table 83: Definitions and Calculations
Symbol
Description
Calculation
Notes
t CK(avg)
n CK
and
The average clock period across any consecutive
200-cycle window. Each clock period is calculated tCK(avg) =
N
tCK j /N
from rising clock edge to rising clock edge.
Unit t CK(avg) represents the actual clock average
t CK(avg)of the input clock under operation. Unit
n CK represents one clock cycle of the input clock,
counting from actual clock edge to actual clock
edge.
t CK(avg)can change no more than ±1% within a
100-clock-cycle window, provided that all jitter
and timing specifications are met.
j=1
Where N = 200
t CK(abs)
t CH(avg)
The absolute clock period, as measured from one
rising clock edge to the next consecutive rising
clock edge.
The average HIGH pulse width, as calculated
N
1
across any 200 consecutive HIGH pulses.
tCH(avg) =
tCH j
/ ( N × tCK(avg))
j=1
Where N = 200
t CL(avg)
The average LOW pulse width, as calculated
N
across any 200 consecutive LOW pulses.
tCL(avg) =
tCL
j
/( N × tCK(avg))
j=1
Where N = 200
t JIT(per)
t JIT(per),act
t JIT(per),
The single-period jitter defined as the largest de-
viation of any signal t CK from t CK(avg).
The actual clock jitter for a given system.
The specified clock period jitter allowance.
tJIT(per) = min/max of tCK i – tCK(avg)
Where i = 1 to 200
1
allowed
tJIT(cc) = max of tCK
i + 1 – CK i
t JIT(cc)
The absolute difference in clock periods between
two consecutive clock cycles. t JIT(cc) defines the
t
1
cycle-to-cycle jitter.
t ERR(nper)
The cumulative error across n multiple consecu-
tive cycles from t CK(avg).
tERR(nper) =
i+n–1
tCK j – ( n × tCK(avg))
1
j=i
t ERR(nper),act
t ERR(nper),
allowed
The actual cumulative error over n cycles for a
given system.
The specified cumulative error allowance over n
cycles.
t ERR(nper),min
The minimum t ERR(nper).
tERR(nper),min = (1 + 0.68LN(n)) × tJIT(per),min
2
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
137
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
MT45W1MW16BDGB-708 AT IC PSRAM 16MBIT 104MHZ 54VFBGA
MT48H32M16LFB4-75B IT:C IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
相关代理商/技术参数
MT42L256M32D4KP-MS 制造商:Micron Technology Inc 功能描述:256MX32 LPDDR2 PLASTIC IND TEMP GREEN WFBGA 1.2V - Bulk